

# CS356 Unit 4

#### Intro to x86 Instruction Set

# Why Learn Assembly

- To understand something of the limitation of the HW we are running on
- Helpful to understand performance
- To utilize certain HW options that high-level languages don't allow (e.g. operating systems, utilizing special HW features, etc.)
- To understand possible security vulnerabilities or exploits
- Can help debugging

# **Compilation Process**

• Demo of assembler

- \$g++ -Og -c -S file1.cpp

- Demo of hexdump
  - \$ g++ -Og -c file1.cpp
  - \$ hexdump -C file1.0 | more
- Demo of objdump/disassembler
  - \$g++ -Og -c file1.cpp
  - \$ objdump -d file1.o

void abs(int x, int\* res)
{
 if(x < 0)
 \*res = -x;
 else
 \*res = x;
}</pre>

#### **Original Code**

Disassembly of section .text:								
000000000000000 <_Z3absiPi>:								
0:	85	ff	test	%edi,%edi				
2:	79	<b>05</b>	jns	9 <_Z3absiPi+0x9>				
4:	<b>f7</b>	df	neg	%edi				
6:	89	<b>3e</b>	mov	%edi,(%rsi)				
8:	<b>c</b> 3		retq					
9:	89	<b>3e</b>	mov	%edi,(%rsi)				
b:	<b>c</b> 3		retq					

Compiler Output (Machine code & Assembly) Notice how each instruction is turned into binary (shown in hex)



4.3

# Where Does It Live

- Match (1-Processor / 2-Memory / 3-Disk Drive) where each item resides:
  - Source Code (.c/.java) = 3
  - Running Program Code = 2
  - Global Variables = 2
  - Compiled Executable (Before It Executes) = 3
  - Current Instruction Being Executed = 1
  - Local Variables = 2





(2) Memory



School of Engineering

(3) Disk Drive

### **BASIC COMPUTER ORGANIZATION**




School of Engineering

4.5

#### Processor

- Performs the same 3-step process over and over again
  - Fetch an instruction from memory
  - Decode the instruction
    - Is it an ADD, SUB, etc.?
  - Execute the instruction
    - Perform the specified operation
- This process is known as the Instruction Cycle



4.6


#### Processor



School of Engineering

4.7

- 3 Primary Components inside a processor
  - ALU
  - Registers
  - Control Circuitry
- Connects to memory and I/O via address, data, and control buses (bus = group of wires)




# Arithmetic and Logic Unit (ALU)

4.8

School of Engineering


 Digital circuit that performs arithmetic operations like addition and subtraction along with logical operations (AND, OR, etc.)



### Registers

4.9


- Recall memory is **SLOW** compared to a processor
- Registers provide fast, temporary storage locations within the processor



# **General Purpose Registers**

4.10


- Registers available to software instructions for use by the programmer/compiler
- Programmer/compiler is in charge of using these registers as inputs (source locations) and outputs (destination locations)



#### What if we didn't have registers?

4.11


- Example w/o registers: F = (X+Y) (X\*Y)
  - Requires an ADD instruction, MULtiply instruction, and SUBtract Instruction
  - w/o registers
    - ADD: Load X and Y from memory, store result to memory
    - MUL: Load X and Y again from mem., store result to memory
    - SUB: Load results from ADD and MUL and store result to memory
    - 9 memory accesses



# What if we have registers?

4.12


- Example w/ registers: F = (X+Y) (X\*Y)
  - Load X and Y into registers
  - ADD: R0 + R1 and store result in R2
  - MUL: R0 \* R1 and store result in R3
  - SUB: R2 R3 and store result in R4
  - Store R4 back to memory
  - 3 total memory access



# **Other Registers**

4.13


- Some bookkeeping information is needed to make the processor operate correctly
- Example: Program Counter/Instruction Pointer (PC/IP) Reg.
  - Recall that the processor must fetch instructions from memory before decoding and executing them
  - PC/IP register holds the address of the next instruction to fetch





# Fetching an Instruction


- To fetch an instruction
  - PC/IP contains the address of the instruction
  - The value in the PC/IP is placed on the address bus and the memory is told to read
  - The PC/IP is incremented, and the process is repeated for the next instruction





# Fetching an Instruction


- To fetch an instruction
  - PC/IP contains the address of the instruction
  - The value in the PC/IP is placed on the address bus and the memory is told to read
  - The PC/IP is incremented, and the process is repeated for the next instruction



# **Control Circuitry**

4.16


- Control circuitry is used to decode the instruction and then generate the necessary signals to complete its execution
- Controls the ALU
- Selects Registers to be used as source and destination locations



# **Control Circuitry**

4.17

- Assume 0x0201 is machine code for an ADD instruction of R2
   = R0 + R1
- Control Logic will...
  - select the registers (R0 and R1)
  - tell the ALU to add
  - select the destination register (R2)



# Summary

4.18


- Registers are used for fast, temporary storage in the processor
  - Data (usually) must be moved into registers
- The PC or IP register stores the address of the next instruction to be executed
  - Maintains the current execution location in the program





## **Memory and Addresses**


- Set of cells that each store a group of bits
  - Usually, 1 byte (8 bits) per cell
- Unique address (number) assigned to each cell
  - Used to reference the value in that location
- Data and instructions are both stored in memory and are always represented as a string of 1's and 0's



4.20

## **Reads & Writes**

- Memories perform 2 operations
  - Read: retrieves data value in a particular location (specified using the address)
  - Write: changes data in a location to a new value
- To perform these operations a set of address, data, and control wires are used to talk to the memory
  - Note: A group of wires/signals is referred to as a 'bus'
  - Thus, we say that memories have an address, data, and control bus.



4.21

# Memory vs. I/O Access


4.22

School of Engineering

Memory

code

- Processor performs reads and writes to communicate with memory and I/O devices
  - I/O devices have memory locations that contain data that the processor can access
  - All memory locations (be it RAM or I/O) have unique addresses which are used to identify them
  - The assignment of memory addresses is known as the physical memory map



Processor



Globals

Code

movl %rax,(%rdx)
addl %rcx,%rax


Logical view of

address/memory

0x0

School of Engineering

# Address Space Size and View



#### **Logical View**


- Most computers are *byte-addressable* 
  - Each unique address corresponds to 1-byte of memory (so we can access char variables)
- Address width determines max amount of memory
  - Every byte of data has a unique address
  - 32-bit addresses => 4 GB address space
  - 36-bit address bus => 64 GB address space

# Data Bus & Data Sizes

- Moore's Law meant we could build systems with more transistors
- More transistors meant greater bit-widths
  - Just like more physical space allows for wider roads/freeways, more transistors allowed us to move to 16-, 32- and 64-bit circuitry inside the processor
- To support smaller variable sizes (char = 1-byte) we still need to access only 1-byte of memory per access, but to support int and long ints we want to access 4- or 8-byte chunks of memory per access
- Thus the data bus (highway connecting the processor and memory) has been getting wider (i.e. 64-bits)
  - The processor can use 8-, 16-, 32- or all 64-bits of the bus (lanes of the highway) in a single access based on the size of data that is needed

Processor	Data Bus Width	
Intel 8088	8-bit	
Intel 8086	16-bit	
Intel 80386	32-bit	
Intel Pentium	64-bit	

4.24





# **Intel Architectures**

Processor	Year	Address Size	Data Size
8086	1978	20	16
80286	1982	24	16
80386/486	'85/'89	32	32
Pentium	1993	32	32
Pentium 4	2000	32	32
Core 2 Duo	2006	36	64
Core i7 (Haswell)	2013	39	64

### x86-64 Data Sizes



School of Engineering

4.26

#### Integer

- 4 Sizes Defined
  - Byte (B)
    - 8-bits
  - Word (W)
    - 16-bits = 2 bytes
  - Double word (L)
    - 32-bits = 4 bytes
  - Quad word (Q)
    - 64-bits = 8 bytes


#### **Floating Point**

- 3 Sizes Defined
  - Single (S)
    - 32-bits = 4 bytes
  - Double (D)
    - 64-bits = 8 bytes
    - (For a 32-bit data bus, a double would be accessed from memory in 2 reads)

In x86-64, instructions generally specify what size data to access from memory and then operate upon.

#### x86-64 Memory Organization


- Because each byte of memory has its own address we can picture memory as one column of bytes (Fig. 2)
- But, 64-bit logical data bus allows us to access up to 8-bytes of data at a time
- We will usually show memory arranged in rows of 4-bytes (Fig. 3) or 8-bytes
  - Still with separate addresses for each byte




4.27

School of Engineering


**Recall variables live** 





# Memory & Word Size


- To refer to a chunk of memory we must provide:
  - The starting address
  - The size: **B**, **W**, **D**, **L**
- There are rules for valid starting addresses
  - A valid starting address must be a multiple of the data size
  - Words (2-byte chunks) must start on an even (divisible by 2) address
  - Double words (4-byte chunks) must start on an address that is a multiple of (divisible by) 4
  - Quad words (8-byte chunks) must start on an address that is a multiple of (divisible by) 8



4.28


School of Engineering

CS:APP 3.9.3



# **Endian-ness**

- Endian-ness refers to the two alternate methods of ordering the bytes in a larger unit (word, DWORD, etc.)
  - Big-Endian
    - PPC, Sparc
    - *MS byte* is put at the starting address
  - Little-Endian
    - used by Intel processors / original PCI bus
    - LS byte is put at the starting address
- Some processors (like ARM) and busses can be configured for either big- or little-endian




School of Engineering

CS:APP 2.1.3


4.29

# Big-endian vs. Little-endian

- Big-endian
  - makes sense if you view your memory as starting at the top-left and addresses increasing as you go down



- Little-endian
  - makes sense if you view your memory as starting at the bottom-right and addresses increasing as you go up




4.30

# Big-endian vs. Little-endian

4.31

- Issues arise when transferring data between different systems
  - Byte-wise copy of data from big-endian system to little-endian system
  - Major issue in networks (little-endian computer => big-endian computer) and even within a single computer (System memory => I/O device)



# Summary

- The processor communicates with all other components in the processor via reads/writes using unique addresses for each component
- Memory can be accessed in different size chunks (byte, word, dword, quad word)
- Alignment rules: data of size n should start on an address that is a multiple of size n
  - dword should start on multiples of 4
  - Size 8 should start on an address that is a multiple of 4
- x86 uses little-endian
  - The start address of a word (or dword or qword) refers to the LS-byte



School of Engineering


#### X86-64 ASSEMBLY

# x86-64 Instruction Classes

- Data Transfer (mov instruction)
  - Moves data between processor & memory (loads and saves variables between processor and memory)
  - One operand must be a processor register (can't move data from one memory location to another)
  - Specifies size via a suffix on the instruction (movb, movw, mov1, movq)
- ALU Operations
  - One operand must be a processor register
  - Size and operation specified by instruction (addl, orq, andb, subw)
- Control / Program Flow
  - Unconditional/Conditional Branch (cmpq, jmp, je, jne, j1, jge)
  - Subroutine Calls (call, ret)
- Privileged / System Instructions
  - Instructions that can only be used by OS or other "supervisor" software (e.g. int to access certain OS capabilities, etc.)

# **Operand Locations**

- Source operands must be in one of the following 3 locations:
  - A register value (e.g. %rax)
  - A value in a memory location (e.g. value at address 0x0200e8)
  - A constant stored in the instruction itself (known as an 'immediate' value)
     [e.g. ADDI \$1,D0]
  - The \$ indicates the constant/immediate
- Destination operands must be
  - A register
  - A memory location (specified by its address)



4.35


# Intel x86 Register Set

4.36

- 8-bit processors in late 1970s
  - 4 registers for integer data: A, B, C, D
  - 4 registers for address/pointers: SP (stack pointer), BP (base pointer), SI (source index), DI (dest. index)
- 16-bit processors extended registers to 16-bits but continued to support 8-bit access
  - Use prefix/suffix to indicate size: AL referenced the lower
     8-bits of register A, AH referenced the high 8-bits, AX
     referenced the full 16-bit value
- 32-/64-bit processors (see next slide)



**General Purpose Registers** 63 31 15 7 0 AH RAX EAX AX AL BX BL **RBX** EBX RCX ECX СХ CL **RDX** EDX DX DL SP **RSP ESP Stack Pointer** EBP **RBP** EBP Base "Frame" Ptr SI RSI **ESI** Source Index DI RDI EDI **Dest. Index** 



**USC**Viterbi

4.37



#### **DATA TRANSFER INSTRUCTIONS**



4.38


#### mov Instruction & Data Size

4.39

School of Engineering

CS:APP 3.4.2


- Moves data between memory and processor register
- Always provide the LS-Byte address (little-endian) of the desired data
- Size is explicitly defined by the instruction suffix ('mov[bwlq]') used
- Recall: Start address should be divisible by size of access



## Mem/Register Transfer Examples

- mov[b,w,l,q] src, dst
- Initial Conditions:
  - movl 0x204, %eax
  - movw 0x202, %ax
  - movb 0x207, %al
  - movq 0x200, %rax
  - movb %al, 0x4e5
  - movl %eax, 0x4e0

	Memory / RAM	
:	7654 3210	0x00204
	fedc ba98	0x00200
Processor Register	ffff ffff 1234 5678	rax
movl zeros the upper bits of dest. reg	0000 0000 <b>7654 3210</b>	rax
	0000 0000 7654 fedc	rax
	0000 0000 7654 fe <b>76</b>	rax
	7654 3210 fedc ba98	rax



4.40

School of Engineering

Momony / DAM

Treat these instructions as a sequence where one affects the next.

#### **Immediate Examples**

4.41

School of Engineering

				Memory / RAM	
•	<ul> <li>Immediate Examples</li> </ul>			7654 3210	0x00204
				fedc ba98	0x00200
		Processor Register	ffff ff	ff 1234 5678	rax
	- movl	\$0xfe1234, %eax	0000 000	00 00fe 1234	rax
	— movw	\$0xaa55, %ax	0000 000	00 00fe aa55	rax
	— movb	\$20, %al	0000 000	00 00fe aa <mark>14</mark>	rax
	- movq	\$-1, %rax	ffff ff	ff ffff ffff	rax
	— movabsq	\$0x123456789ab, %rax	0000 012	23 4567 89ab	rax
	- movq	\$-1, 0x4e0		ffff ffff	0x004e4
	•			ffff ffff	0x004e0


#### **Rules:**

- Immediates must be source operand
- Indicate with '\$' and can be specified in decimal (default) or hex (start with 0x)
- movq can only support a 32-bit immediate (and will then sign-extend that value to fill the upper 32-bits)
- Use movabsq for a full 64-bit immediate value

#### **Move Variations**

- There are several variations when the destination of a mov instruction is a register
  - This only applies when the destination is a register
- Normal mov <u>does not affect upper portions</u> of registers (with exception of mov1)
- movzxy will zero-extend the upper portion
  - movzbw (move a byte from the source but zero-extend it to a word in the dest. register)
  - movzbw, movzbl, movzbq, movzwl, movzwq
- movsxy will sign-extend the upper portion
  - movsbw (move a byte from the source but sign-extend it to a word in the dest. register)
  - movsbl, movsbq, movswl, movswq, movslq

## Zero/Signed Move Variations




Treat these instructions as a sequence where one affects the next.

#### 4.43

#### Why So Many Oddities & Variations

- The x86 instruction set has been around for nearly 40 years and each new processor has had to maintain backward compatibility (support the old instruction set) while adding new functionality
- If you wore one clothing article from each decade you'd look funny too and have a lot of oddities







80s

90s

70s

### Summary


- To access different size portions of a register requires different names in x86 (e.g. AL, AX, EAX, RAX)
- Moving to a register may involve zero- or signextending since registers are 64-bits
  - Long (dword) operations always 0-extend the upper 32-bits
- Moving to memory never involves zero- or sign-extending since it memory is broken into finer granularities



#### **ADDRESSING MODES**

# What Are Addressing Modes

- Recall an operand must be:
  - A register value (e.g. %rax)
  - A value in a memory location
  - An immediate
- To access a memory location we must supply an address
  - However, there can be many ways to compute an address, each useful in particular contexts [e.g. accessing an array element, a[i] vs. object member, obj.member]
- The ways to specify the operand location are known as addressing modes



4.47



#### Common x86-64 Addressing Modes

CS:APP 3.4.1

Name	Form	Example	Description
Immediate	\$imm	movl \$-500,%rax	R[rax] = imm.
Register	r <sub>a</sub>	movl %rdx,%rax	R[rax] = R[rdx]
Direct Addressing	imm	movl 2000,%rax	R[rax] = M[2000]
Indirect Addressing	(r <sub>a</sub> )	movl (%rdx),%rax	$R[rax] = M[R[r_a]]$
Base w/ Displacement	imm(r <sub>b</sub> )	movl 40(%rdx),%rax	$R[rax] = M[R[r_b]+40]$
Scaled Index	(r <sub>b</sub> ,r <sub>i</sub> ,s†)	movl (%rdx,%rcx,4),%rax	$R[rax] = M[R[r_b] + R[r_i]^*s]$
Scaled Index w/ Displacement	imm(r <sub>b</sub> ,r <sub>i</sub> ,s†)	movl 80(%rdx,%rcx,2),%rax	$R[rax] = M[80 + R[r_b] + R[r_i]^*s]$

<sup>+</sup>Known as the scale factor and can be {1,2,4, or 8}


Imm = Constant, R[x] = Content of register x, M[addr] = Content of memory @ addr. Purple values = effective address (EA) = Actual address used to get the operand

#### **Register Mode**

4.49

School of Engineering

Specifies the contents of a register as the operand



#### Immediate Mode

4.50


School of Engineering

0x00208

0x00204

0x00200


- Specifies the a constant stored in the instruction as the operand
- Immediate is indicated with '\$' and can be specified in hex or decimal
   Source is immediate





## **Direct Addressing Mode**


- Specifies a constant memory address where the true operand is located
- Address can be specified in decimal or hex



## Indirect Addressing Mode

4.52


- Specifies a register whose value will be used as the effective address in memory where the true operand is located
  - Similar to dereferencing a pointer
- Parentheses indicate indirect addressing mode



#### Base/Indirect with Displacement School of Engineering Addressing Mode

4.53

- Form: d(%reg)
- Adds a constant displacement to the value in a register and uses the sum as the effective address of the actual operand in memory






4.54

School of Engineering


• Useful for access members of a struct or object



#### Scaled Index Addressing Mode

4.55


- Form: (%reg1,%reg2,s) [s = 1, 2, 4, or 8]
- Uses the result of %reg1 + %reg2\*s as the effective address of the actual operand in memory





#### Scaled Index Addressing Mode Example


• Useful for accessing array elements



# Scaled Index w/ Displacement Addressing Mode

4.57

- Form: d(%reg1,%reg2,s) [s = 1, 2, 4, or 8]
- Uses the result of d + %reg1 + %reg2\*s as the effective address of the actual operand in memory



#### **Addressing Mode Exercises**

<b>Processor Registers</b>		7654 3210	0x00200
0000 0000 0000 0200	rbx	f00d face	0x001fc
0000 0000 0000 0003	rcx	dead beef	0x001f8

<pre>- movq (%rbx), %rax</pre>	cdef 89ab 76
<pre>- movl -4(%rbx), %eax</pre>	0000 0000 fe
<pre>- movb (%rbx,%rcx), %al</pre>	0000 0000 fe
<pre>- movw (%rbx,%rcx,2), %ax</pre>	0000 0000 fe
<pre>- movsbl -16(%rbx,%rcx,4), %eax</pre>	0000 0000 ft
<pre>- movw %cx, 0xe0(%rbx,%rcx,2)</pre>	00

cdef 89a	ab 7654 3210	rax
		1
0000 000	00 f00d face	rax
		1
0000 000	00 f00d fa <mark>76</mark>	rax
		J
0000 000	00 f00d <mark>cdef</mark>	rax
		]
0000 000	00 ffff ffce	rax
		]
	0000 0000	0x002e8
	0003 0000	0x002e4

Memory / RAM

cdef 89ab

4.58

School of Engineering

0x00204



#### Addressing Mode Examples

			%eax	%ecx	%edx
1	movl	\$0x7000,%eax	0x0000 7000		
2	movl	\$2,%ecx		0x0000 0002	
3	movb	(%eax),%dl			0x0000 001d
4	movb	%dl,9(%eax)			
5	movw	(%eax,%ecx),%dx			0x0000 1a1b
6	movw	%dx,6(%eax,%ecx,2)			

#### Main Memory

1A 1B 1D 00	7008
00 00 00 00	7004
1A 1B 1C 1D	7000

#### Instruction Limits on Addressing Modes

4.60

- To make the HW faster and simpler, there are restrictions on the combination of addressing modes
  - Aids overlapping the execution of multiple instructions
- Primary restriction is both operands cannot be memory locations
  - mov1 2000, (%eax) is not allowed since both source and destination are in memory
  - To move mem->mem use two move instructions with a register as the intermediate storage location
- Legal move combinations:
  - Imm -> Reg
  - Imm -> Mem
  - Reg -> Reg
  - Mem -> Reg
  - Reg -> Mem

#### Summary

4.61

- Addressing modes provide variations for how to specify the location of an operand
- EA = Effective Address
  - Computed address used to access memory



#### **ARITHMETIC INSTRUCTIONS**

# ALU Instruction(s)



School of Engineering

4.63

- Performs arithmetic/logic operation on the given size of data
- Restriction: Both operands cannot be memory
- Format
  - add[b,w,l,q] (src2, src1/dst
  - Example 1: addq %rbx, %rax (%rax += %rbx)
  - Example 2: subq %rbx, %rax (%rax -= %rbx)

# Arithmetic/Logic Operations

4.64

School of Engineering

			wemo	Y / KAIVI	
			7654	3210	0x00204
<ul> <li>Initial Conditions</li> </ul>			0f0f	ff00	0x00200
	Processor Registers	ffff ff	ff 1234	5678	rdx
		0000 00	00 cc33	aa55	rax
— addl \$0x12300, %eax		0000 00	00 cc34	cd55	rax
— addq %rdx, %rax		ffff ff	ff de69	<b>23cd</b>	rax
— andw 0x200, %ax		ffff ff	ff de69	2300	rax
— orb  0x203, %al		ffff ff	ff de69	23 <mark>0f</mark>	rax
— subw \$14, %ax		ffff ff	ff de69	2301	rax
— addl \$0x12345, 0x204	4		7655	5555	0x00204
			0f0f	ff00	0x00200

**Rules:** 

- addl, subl, etc. zero out the upper 32-bits
- addq, subq, etc. can only support a 32-bit immediate (and will then sign-extend that value to fill the upper 32-bits)



#### Arithmetic and Logic Instructions

C operator	Assembly	Notes
+	add[b,w,l,q] src1,src2/dst	<pre>src2/dst += src1</pre>
-	<pre>sub[b,w,l,q] src1,src2/dst</pre>	<pre>src2/dst -= src1</pre>
&	and[b,w,l,q] src1,src2/dst	src2/dst &= src1
	or[b,w,l,q] src1,src2/dst	<pre>src2/dst  = src1</pre>
^	<pre>xor[b,w,l,q] src1,src2/dst</pre>	<pre>src2/dst ^= src1</pre>
~	not[b,w,l,q] src/dst	<pre>src/dst = ~src/dst</pre>
-	neg[b,w,l,q] src/dst	<pre>src/dst = (~src/dst) + 1</pre>
++	inc[b,w,l,q] src/dst	src/dst += 1
	dec[b,w,l,q] src/dst	src/dst -= 1
* (signed)	imul[b,w,l,q] src1,src2/dst	<pre>src2/dst *= src1</pre>
<< (signed)	sal cnt, src/dst	<pre>src/dst = src/dst &lt;&lt; cnt</pre>
<< (unsigned)	shl cnt, src/dst	<pre>src/dst = src/dst &lt;&lt; cnt</pre>
>> (signed)	sar cnt, src/dst	<pre>src/dst = src/dst &gt;&gt; cnt</pre>
>> (unsigned)	shr cnt, src/dst	<pre>src/dst = src/dst &gt;&gt; cnt</pre>
==, <, >, <=, >=, != (src2 ? src1)	<pre>cmp[b,w,l,q] src1, src2 test[b,w,l,q] src1, src2</pre>	cmp performs: src2 – src1 test performs: src1 & src2

## lea Instruction



School of Engineering

• Recall the exotic addressing modes supported by x86

Scaled Index w/ in Displacement	.mm(r <sub>b</sub> ,r <sub>i</sub> ,s)	movl 80(%rdx,%rcx,2),%rax	$R[rax] = M[80 + R[r_b] + R[r_i]^*s]$
------------------------------------	--	---------------------------	---------------------------------------

- The hardware has to support the calculation of the effective address (i.e. 2 adds + 1 mul [by 2,4,or 8])
- Meanwhile normal add and mul instructions can only do 1 operation at a time
- Idea: Create an instruction that can use the address calculation hardware but for normal arithmetic ops
- lea = Load Effective Address
  - lea 80(%rdx,%rcx,2),\$rax; // \$rax=80+%rdx+2\*%rcx
  - Computes the "address" and just puts it in the destination (doesn't load anything from memory)

#### lea Examples

•	Initial Conditions		0000	0000	0000	0020	rc	rcx rdx rbx rax
I		Processor Registers	0000	0089	1234	4000	rd	х
			ffff	ffff	ff00	0300	rb	х
	<pre>- leal (%edx,%ecx),</pre>	%eax	0000	0000	1234	4020	ra	х
	<pre>- leaq -8(%rbx),%ra</pre>	Х	ffff	ffff	ff00	02f8	ra	х
	<pre>- leaq 12(%rdx,%rcx</pre>	(,2),%rax	0000	0089	1234	404c	ra	х

Rules:

• leal zeroes out the upper 32-bits

4.67


School of Engineering

**USC**Vit

### Optimization with lea

4.68

School of Engineering



x86 Convention: The return value of a function is expected in %eax / %rax



#### mov and add/sub Examples

Instruction	M[0x7000]	M[0x7004]	%rax
	5A13 F87C	2933 ABCØ	0000 0000 0000 0000
movl \$0x26CE071B, 0x7000	26CE 071B	2933 ABCØ	0000 0000 0000 0000
movsbw 0x7002,%ax	26CE 071B	2933 ABCØ	0000 0000 0000 <mark>ffce</mark>
movzwq 0x7004,%rax	26CE 071B	2933 ABC0	0000 0000 0000 abc0
movw \$0xFE44,0x7006	26CE 071B	FF4E ABC0	0000 0000 0000 abc0
addl 0x7000,%eax	26CE 071B	FF4E ABC0	0000 0000 26CE B2DB
subb %eax,0x7007	26CE 071B	244E ABC0	0000 0000 26CE B2DB



#### **Compiler Example 1**

f1:

movl

add1

ret

```
// data = %edi
// val = %esi
// i = %edx
int f1(int data[], int* val, int i)
{
    int sum = *val;
    sum += data[i];
    return sum;
}
```

**Original Code** 

**Compiler Output** 

(%esi), %eax

(%edi,%edx,4), %eax

x86 Convention: The return value of a function is expected in %eax / %rax



#### **Compiler Output 2**

<pre>struct Data {    char c;</pre>	f1:
<pre>int d; };</pre>	addb \$1, (%edi) subl %esi, 4(%edi)
<pre>// ptr = %edi // x = %esi int f1(struct Data* ptr, int x) {     ptr-&gt;c++;     ptr-&gt;d -= x; }</pre>	ret
Original Code	



**Compiler Output** 

x86 Convention: The return value of a function is expected in %eax / %rax



Compiler output

#### **ASSEMBLY TRANSLATION EXAMPLE**

### **Translation to Assembly**

- We will now see some C code and its assembly translation
- A few things to remember:
  - Data variables live in memory
  - Data must be brought into registers before being processed
  - You often need an address/pointer in a register to load/store data to/from memory
- Generally, you will need 4 steps to translate C to assembly:
  - Setup a pointer in a register
  - Load data from memory to a register (mov)
  - Process data (add, sub, and, or, shift, etc.)
  - Store data back to memory (mov)



# Translating HLL to Assembly

- Variables are simply locations in memory
  - A variable name really translates to an address in assembly

C operator	Assembly	Notes
int x,y,z;  z = x + y;	<pre>movl \$0x10000004,%ecx movl (%ecx), %eax addl 4(%ecx), %eax movl %eax, 8(%ecx)</pre>	Assume x @ 0x10000004 & y @ 0x1000008 & z @ 0x1000000C • Purple = Pointer init • Blue = Read data from mem. • Red = ALU op • Green = Write data to mem.
char a[100];  a[1];	<pre>movl \$0x1000000c,%ecx decb 1(%ecx)</pre>	Assume array 'a' starts @ 0x1000000C



## Translating HLL to Assembly

C operator	Assembly	Notes
int dat[4],x;  x = dat[0]; x += dat[1];	<pre>movl \$0x10000010,%ecx movl (%ecx), %eax movl %eax, 16(%ecx) movl 16(%ecx), %eax addl 4(%ecx), %eax movl %eax, 16(%ecx)</pre>	Assume dat @ 0x10000010 & x @ 0x10000020 • Purple = Pointer init • Blue = Read data from mem. • Red = ALU op • Green = Write data to mem.
unsigned int y; short z; y = y / 4; z = z << 3;	<pre>movl \$0x10000010,%ecx movl (%ecx), %eax shrl 2, %eax movl %eax, (%ecx) movw 4(%ecx), %ax salw 3, %ax movw %ax, 4(%ecx)</pre>	Assume y @ 0x10000010 & z @ 0x10000014



How instruction sets differ

#### **INSTRUCTION SET ARCHITECTURE**

# Instruction Set Architecture (ISA)

- Defines the software interface of the processor and memory system
- Instruction set is the vocabulary the HW can understand and the SW is composed with
- 2 approaches
  - CISC = Complex instruction set computer
    - Large, rich vocabulary
    - More work per instruction but slower HW
  - RISC = Reduced instruction set computer
    - Small, basic, but sufficient vocabulary
    - Less work per instruction but faster HW

# Components of an ISA

- Data and Address Size
  - 8-, 16-, 32-, 64-bit
- Which instructions does the processor support
  - SUBtract instruc. vs. NEGate + ADD instrucs.
- Registers accessible to the instructions
  - How many and expected usage
- Addressing Modes
  - How instructions can specify location of data operands
- Length and format of instructions
  - How is the operation and operands represented with 1's and 0's



## **General Instruction Format Issues**

- Different instruction sets specify these differently
  - 3 operand instruction set (ARM, PPC)
    - Similar to example on previous page
    - Format: ADD DST, SRC1, SRC2 (DST = SRC1 + SRC2)
  - 2 operand instructions (Intel)
    - Second operand doubles as source and destination
    - Format: ADD SRC1, S2/D (S2/D = SRC1 + S2/D)
  - 1 operand instructions (Old Intel FP, Low-End Embedded)
    - Implicit operand to every instruction usually known as the Accumulator (or ACC) register
    - Format: ADD SRC1 (ACC = ACC + SRC1)



### **General Instruction Format Issues**

- Consider the pros and cons of each format when performing the set of operations
  - F = X + Y Z
  - G = A + B
- Simple embedded computers often use single operand format
  - Smaller data size (8-bit or 16-bit machines) means limited instruc. size
- Modern, high performance processors use 2- and 3-operand formats

Single-Operand	Two-Operand	Three-Operand
LOAD X ADD Y SUB Z STORE F LOAD A ADD B STORE G	MOVE F,X ADD F,Y SUB F,Z MOVE G,A ADD G,B	ADD F,X,Y SUB F,F,Z ADD G,A,B
<ul> <li>(+) Smaller size to encode each instruction</li> <li>(-) Higher instruction count to load and store ACC value</li> </ul>	Compromise of two extremes	<ul> <li>(+) More natural program style</li> <li>(+) Smaller instruction count</li> <li>(-) Larger size to encode each instruction</li> </ul>


### **Instruction Format**

- Load/Store architecture
  - Load (read) data values from memory into a register
  - Perform operations on registers
  - Store (write) data values back to memory
  - Different load/store instructions for different operand sizes (i.e. byte, half, word)


#### Load/Store Architecture

4.81

School of Engineering



1.) Load operands to proc. registers



2.) Proc. Performs operation using register values

